

Approval

# TFT LCD Approval Specification

(Specifically for Mitsubishi)

MODEL NO.: V562D1 - L02

Customer:	Mitsubishi
Approved by:	
Note:	

Approved By	TV Head Division
	LY Chen

Reviewed By	QRA Dept.	Product Development Div	
Tieviewed by	Tomy Chen	WT Lin	
Prepared By	LCD TV Marketing and	Product Management Div.	
Frepared by	Henry	Tena	

10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

# Approval

- CONTEN	ITS -	
REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		5
2. ABSOLUTE MAXIMUM RATING 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 RATINGS OF IMAGE STICKING		7
3. ELECTRICAL MAXIMUM RATINGS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT		9
4. ELECTRICAL CHARACTERISTICS 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT 4.2.1 CCFL CHARACTERISTICS 4.2.2 INVERTER CHARACTERISTICS 4.2.3 INVERTER INTERTFACE CHARACTERISTIC		10
5. BLOCK DIAGRAM 5.1 TFT LCD MODULE		17
6. LCD INPUT TERMINAL PIN ASSIGNMENT 6.1 TFT LCD MODULE DVI INPUT 6.2 TFT LCD MODULE POWER INPUT 6.3 BACKLIGHT UNIT 6.4 INVERTER UNIT 6.5 BLOCK DIAGRAM OF IMAGE SIGNAL 6.6 DVI SIGNAL LIST 6.7 DVI LINK TIMING REQUIREMENTS		18
7. INTERFACE TIMING 7.1 INPUT SIGNAL TIMING SPECIFICATIONS 7.2 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) 7.3 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) C 7.4 POWER ON/OFF SEQUENCE	CODE	25
8. OPTICAL CHARACTERISTICS 8.1 TEST CONDITIONS 8.2 OPTICAL SPECIFICATIONS		29
9. PRECAUTIONS 9.1 ASSEMBLY AND HANDLING PRECAUTIONS 9.2 SAFETY PRECAUTIONS 9.3 SAFETY STANDARDS		33

34





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02
Approval

11. PACKAGE 11.1 PACKING SPECIFICATIONS 11.2 PACKING METHOD		35
12. MECHANICAL CHARACTERISTICS		37
Appendix 1 (CMO Guarantee List)		41
Appendix 2 (Service Parts Revision Description)		41
Appendix 3 (Part No./Revision/Modification Record o	f Parts)	42
Reference1 (Modification Record of CC Board)	·	43
Reference2 (Modification Record of Inverter)		44
Reference3 (Modification Record of Screw Number of	n BLU Frame)	45
Reference4 (Modification Record of Pin Supporter)	·	46
Reference5 (Externals Drawing of Service Parts)		47
Picture 1		52

# **REVISION HISTORY**

				REVIOLON THO TOTAL
Version	Date	Page (New)	Section	Description
Ver 2.0	Mar. 9,'07	All	All	Approval Specification is first issued.
Ver 2.1	Jun. 22,'07	6	1.5	Modify the value of Horizontal(H) and Vertical(V).
		15	4.2.3	Note (4) EPWM duty ratio without inverter shut down is 0~95 % and 100%.
		17	5.1	Modify CN1:S14B-PH-SM4-TB(D)(LF).
		.,	0.1	Modify CN2:S12B-PH-SM4-TB(D)(LF).
		20	6.4	Modify CN1:S14B-PH-SM4-TB(D)(LF).
				Modify CN2:S12B-PH-SM4-TB(D)(LF).
				(= )(=: )
		41	-	Add Appendix 1
		41	-	Add Appendix 2
		42	-	Add Appendix 3
		43	-	Add Reference 1
		44	-	Add Reference 2
		45	-	Add Reference 3
		46	-	Add Reference 4
		47	-	Add Reference 5
		52	-	Add Picture 1





••		
<b>A</b>		1
Α	appro	val

Ver 2.2	Aug. 13,'07	12	4.2.1	Modify the value of Lamp Current.
		12	4.2.2	Modify the value of Power Consumption and Power Supply Current
		13	4.2.2	Modify Note (4) $I_L = 5.5 \sim 6.5$ mA rms.
		13	4.2.2	Modify Note (6) average lamp current 6.3mA.
		29	8.1	Modify the value of Lamp Current.
		42	Appendix 3	Add C2 Revision.
		44	Reference 2	Add modification record of "CP point rework for 6.0mA lamp current".
Ver 2.3	Sep. 25,'07	41	Appendix 2	Modify inverter revision to Rev.2E (Rev.9).
		42	Appendix 3	Add record of "C2 After 10/5".
		44	Reference 2	Add modification record of "Rev.2E".
Ver 2.4	Feb. 12,'08	42	Appendix 3	Add record of C3.
Ver 2.5	Sep. 1,'08	38	12	Modify mechanical diagram to represent adding sensor holes.
		39	12	Modify mechanical diagram to represent adding sensor holes.
		42	Appendix 3	Add record of "C4".



Approval

#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V562D1-L02 is a 56" Thin-Film-Transistor Liquid-Crystal (TFT-LCD) module with one 32-CCFL backlight unit and 4 ports Single-DVI utilization. This module supports 3840 x 2160 Quad Full High Definition (QFHD) TV format and can display 16.7M colors (8-bit). The inverter module for backlight is also built-in.

#### 1.2 FEATURES

- Ultra Wide Viewing Angle (176(H)/ 176(V) for CR>30)
- High Brightness (500 nits)
- High Contrast Ratio (1200:1)
- Ultra Fast Response Time (Gray to gray average 6.5 ms)
- High Color Saturation (NTSC 75%)
- QFHD (3840 x 2160 pixels) Resolution
- 4 Ports Single-DVI (Digital Visual Interface)
- RoHS Compliance

#### 1.3 APPLICATION

- Luxurious Living Room TVs
- Public Display
- Home Theater
- Satellite Communication
- Medical Analyses/ Instruction
- Security and Monitoring
- Industrial Design
- 3D Display
- Digital Museum
- Multi-Media Display

#### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1244.16 (H) x 699.84 (V) (56.2" diagonal)	mm	
Bezel Opening Area	1252.1 (H) x 707.8 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	3840x R.G.B. x 2160	pixel	-
Pixel Pitch(Sub Pixel)	0.108 (H) x 0.324 (V)	mm	1
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment Hard coating 3H  Low reflection coating< 2% reflection		-	(1)

Note (1) The specifications of the surface treatment are temporarily for this phase. CMO reserves the rights to change this feature.





Approval

# 1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
	Horizontal(H)	1309	1309.5	1310.2	mm	
Module Size	Vertical(V)	766.5	767	767.7	mm	
Module Size	Depth(D)	57.2	58.5	59.8	mm	To PCB cover
	Depth(D)	61.9	63.2	64.5	mm	To inverter cover
Weight		23000	23500	24000	g	





Approval


### 2. ABSOLUTE MAXIMUM RATING

#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T <sub>ST</sub>	-20	+55	ōC	(1)
Operating Ambient Temperature	$T_OP$	0	40	ōC	(1), (2)
Shock (Non-Operating)	S <sub>NOP</sub> X, Y axis	ı	30	G	(3), (5)
Shock (Non-Operating)	Z axis	-	30	G	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40  ${}^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ , and  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.







Approval

### 2.2 RATINGS OF IMAGE STICKING

Item	Symbol	Value	Unit	Note
Room Temperature Image Sticking	RT IS	Invisibility	6% ND (%)	(1)(3)
High Temperature Image Sticking	HT IS	Invisibility	6% ND (%)	(2)(3)

- Note (1) Room temperature image sticking test is at 25±3oC environment and fix the pattern A (checker pattern) for 12 hours.
- Note (2) High temperature image sticking test is at 50±3oC environment and fix the pattern A for 12 hours.
- Note (3) Inspection condition is at pattern B (128grade) after 5 mins from pattern A.





B. Pattern B (128grade)







Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approva

# 3. ELECTRICAL MAXIMUM RATINGS

#### 3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	O.m.	11010	
Power Supply Voltage	V <sub>CC1</sub>	-0.3	20	V		
1 Ower Supply Voltage	$V_{CC2}$	-0.3	6	V		
DVI Termination Supply Voltage	AVcc		4.0	V		
DVI Signal Voltage on any pin	-	-0.5	4.0	V	(2)	
DVI Differential Mode Signal Voltage on any pin	-	-0.5	4.0	V	(2)	

Note: (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under normal operating conditions.

(2) The maximum ratings of the DVI are specified in the DVI specification of DDWG.

#### 3.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	OHIL	Note	
Lamp Voltage	V <sub>W</sub>	_	5000	$V_{RMS}$		
Power Supply Voltage	$V_{BL}$	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(2), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approval

# 4. ELECTRICAL CHARACTERISTICS


#### 4.1 TFT LCD MODULE

Ta = 25 ± 2 °C

Parameter		Cymbol		Value		Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note	
Dower Sur	oply Voltage		V <sub>CC1</sub>	17.1	18	18.9	V	(1)
rower Sup	opiy voitage		$V_{CC2}$	4.5	5	5.5	V	(1)
Dower Sur	oply Ripple V	/oltogo	$V_{RP1}$	-	-	400	mV	
rower Sup	opiy nippie v	rollage	$V_{RP2}$			200	mV	
Rush Curr	ont		I <sub>RUSH1</sub>	1	-	4.5	Α	(2)
nusii Cuii	ent		I <sub>RUSH2</sub>	ı	-	14	Α	(2)
		White		ı	1.9	2.5	Α	
		Black	$I_{CC1}$	-	0.7	-	Α	
		Vertical Stripe		-	1.5	-	Α	
Power Sup	oply Current	White		ı	5.4	-	Α	(3)
		Black	1	ı	4.9	-	A	
		Vertical Stripe	$I_{CC2}$	ı	5.5		Α	
		V-Stripe-2column			7.2	9	Α	
DVI		rential Input Voltage Single		100		800	mV	
Interface	Ended Amplitude		V	100	_	800	IIIV	(4) (5)
	Receiver Resistor		$R_T$	95	100	105	ohm	
CMOS	Input High T	put High Threshold Voltage		2.7	-	3.3	V	
Interface	Input Low T	hreshold Voltage	V <sub>IL</sub>	0	-)/	0.7	V	

Note: (1) The module should be always operated within the above ranges.


#### (2) Measurement conditions:






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

# Vcc rising time is at least 470μs



(3) The specified power supply current is under the conditions at Vcc1 = 18 V, Vcc2 = 5 V, Ta = 25 ± 2 °C,  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.




- (4) The electrical characteristics of DVI are specified in the DVI specification of DDWG.
- (5) The receiver shall reproduce a test data stream, with pixel error rate  $10^{-9}$ , when presented with input amplitude illustrate by the eye diagram.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02





Absolute Eye Diagram Mask at TP3

#### **4.2 BACKLIGHT UNIT**

# 4.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta=25±2℃)

Parameter	Symbol	Value			Unit	Note
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Lamp Voltage	V <sub>W</sub>	+	1728	-	$V_{RMS}$	I <sub>L</sub> =5.7mA
Lamp Current	IL	5.5	6.0	6.5	mA <sub>RMS</sub>	(1)
Lamp Ctarting Valtage	.,	-	-	2550	$V_{RMS}$	(2), Ta = 0 <sup>o</sup> C
Lamp Starting Voltage	Vs		-	2350	$V_{RMS}$	(2), Ta = 25 <sup>o</sup> C
Operating Frequency	F <sub>o</sub>	40	60	80	KHz	(3)
Lamp Life Time	L <sub>BL</sub>	-	50000	-	Hrs	(4)

#### 4.2.2 INVERTER CHARACTERISTICS (Ta=25±2°C)

Parameter	Symbol	Value			Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Ullit	Note	
Power Consumption	$P_BL$	-	315	330	W	$(5), I_L = 6.0 \text{mA}$	
Power Supply Voltage	$V_{BL}$	22.8	24.0	25.2	$V_{DC}$		
Power Supply Current	I <sub>BL</sub>	-	13.13	13.75	Α	Non Dimming	
Input Ripple Noise	-	-	-	500	$mV_{P-P}$	V <sub>BL</sub> =22.8V	
Oscillating Frequency	Fw	47	50	53	kHz		
Dimming frequency	F <sub>B</sub>	150	160	180	Hz		
Minimum Duty Ratio	D <sub>MIN</sub>	-	20	-	%		

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:

Note (2) The lamp starting voltage  $V_{\rm S}$  should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.




Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approva

- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25  $\pm 2^{\circ}$ C and  $I_L = 5.5 \sim 6.5 mA rms$ .
- Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 56" backlight unit under input voltage 24V , average lamp current 6.3 mA and lighting 30 minutes later.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approval







Approva

### 4.2.3 INVERTER INTERTFACE CHARACTERISTICS


Parameter		0 1 1	Test		Value			N
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	W	_	2.0	_	5.0	V	
On/On Control voitage	OFF	$V_{BLON}$	_	0	_	0.8	V	
Internal/External PWM	HI	$V_{SEL}$	_	2.0	<b>—-</b>	5.0	V	
Select Voltage	LO	V SEL	_	0	_	0.8	V	
Internal PWM Control	MAX	$V_{IPWM}$	V <sub>SEL</sub> = L	_	-	3.0	V	maximum duty ratio
Voltage	MIN	V IPWM	V SEL = L	_	0		٧	minimum duty ratio
External PWM Control	Ξ	$V_{EPWM}$	$V_{SEL} = H$	2.0		5.0	٧	duty on, Note(4)
Voltage	LO	V EPWM	V <sub>SEL</sub> = II	0		0.8	٧	duty off, Note(4)
VBL Rising Time		Tr1	-	30	1	50	ms	
VBL Falling Time		Tf1	ı	30	ı	50	ms	
Control Signal Rising Tin	ne	Tr		_		100	ms	
Control Signal Falling Tir	ne	Tf		_		100	ms	
PWM Signal Rising Time		$T_{PWMR}$	_	_	_	50	us	
PWM Signal Falling Time		$T_{PWMF}$	_	_		50	us	
Input impedance		R <sub>IN</sub>	_	1	_	_	ΜΩ	
BLON Delay Time		T <sub>on</sub>	_	1		_	ms	
BLON Off Time		Toff	- ^	1		_	ms	

- Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure.
- Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (4) EPWM duty ratio without inverter shut down is 0~95 % and 100%.














Approval

# **5. BLOCK DIAGRAM**





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approval

### 6. LCD INPUT TERMINAL PIN ASSIGNMENT

#### **6.1 TFT LCD MODULE DVI INPUT**

CN3, CN4, CN5, CN6 Connector Pin Assignment

,,,,	, 5.1.5, 5.1.5 551551.51		.co.gc		
Pin	Signal Assignment	Pin	Signal Assignment	Pin	Signal Assignment
1	T.M.D.S Data2-	9	T.M.D.S Data1-	17	T.M.D.S Data0-
2	T.M.D.S Data2+	10	T.M.D.S Data1+	18	T.M.D.S Data0+
3	T.M.D.S Data2/4 shield	11	T.M.D.S Data1/3 shield	19	T.M.D.S Data0/5 shield
4	No Connect	12	No Connect	20	No Connect
5	No Connect	13	No Connect	21	No Connect
6	DDC Clock	14	+5V Power	22	T.M.D.S Clock shield
7	DDC Data	15	Ground(for +5V)	23	T.M.D.S Clock+
8	No Connect	16	Hot Plug Detect	24	T.M.D.S Clock-
C1	No Connect	C2	No Connect	C3	No Connect
C4	No Connect	C5	No Connect		

Note:(1) CN3, CN4, CN5, CN6 Connector part no.: 74320-1004 (Molex) or equivalent.

(2) The DVI pin assignment is specified in the DVI specification of DDWG.

# **6.2 TFT LCD MODULE POWER INPUT**

CN9 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	VIN	+18.0V power supply	
2	VIN	+18.0V power supply	
3	V5VC	+5.0V power supply	
4	V5VC	+5.0V power supply	
5	V5VC	+5.0V power supply	
6	NC	Not connection	
7	V5VC	+5.0V power supply	
8	NC	Not connection	
9	V5VC	+5.0V power supply	
10	NC	Not connection	
11	GND	Ground	
12	NC	Not connection	
13	GND	Ground	
14	NC	Not connection	
15	GND	Ground	
16	ODSEL	Overdrive Lookup Table Selection	(3)
17	GND	Ground	
18	GND	Ground	
19	GND	Ground	
20	GND	Ground	

Note: (1) CN9 connector part no.: S20B-PHDSS-B(LF)(SN), JST(日本壓著端子),德通端子 or equivalent.

(2) CN10 is just only for CMO internal testing.





Approval

(3) ODSEL (Overdrive Lookup Table Selection). The overdrive lookup table should be selected in frame accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60Hz frame rate.
Н	Lookup table was optimized for 50Hz frame rate.

(4) "L" and "H" operation in (3) could follow "CMOS Interface" in Section 4.1.


#### **6.3 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

CN8-CN23: BHR-04VS-1 (JST).

Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST.The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

# **6.4 INVERTER UNIT**

CN1 (Master Header): S14R-PH-SM4-TR (D)(LF)(JST) or equivalent

CIVI (Master,	neader). 514	B-PH-SM4-TB (D)(LF)(JST) or equivalent
Pin No.	Symbol	Description
1		
2		
3	VBL	+24V <sub>DC</sub> power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	SEL	Internal/external PWM selection High: external dimming Low: internal dimming
12	E_PWM	External PWM control signal E_PWM should be connected to ground when internal PWM was selected (SEL = Low).
13	I_PWM	Internal PWM Control Signal I_PWM should be connected to ground when external PWM was selected (SEL = High).
14	BLON	Backlight on/off control

CN2 (Slave, Header): S12B-PH-SM4-TB (D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1		
2	]	
3	VBL	+24V <sub>DC</sub> power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC NC
12	NC	NC

CN8-CN15 (Master, Header), CN16-CN23 (Slave, Header): SM02 (12.0) B-BHS-1-TB (LF)(JST) or equivalent

1	Pin No.	Symbol	Description
	1	CCFL HOT	CCFL high voltage
	2	CCFL HOT	CCFL high voltage





Approval

CN3-CN4 (Master, Header), CN5-CN7 (Slave, Header): 528521070 (Molex)

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.






Approval

#### 6.5 BLOCK DIAGRAM OF IMAGE SIGNAL

The video picture (3840x2160) should be divided into four parts: the left up side (1920x1080), the left down side (1920x1080), the right up side(1920x1080) and the right down side(1920x1080). Signals of these four parts should be delivered into the module individually through each single-DVI. And the protocol of DVI is specified in the DVI specification of DDWG.



Note: (1) It must be "synchronous" mutually between signals from CN3 and CN4.

- (2) It must be "synchronous" mutually between signals from CN5 and CN6.
- (3) It exists 1/3 frame buffer (i.e. buffer =1/3 x 1920 x1080 pixels) between (CN3/CN4) and (CN5/CN6)
- (4) Signals of CN4 and CN6 must always be delivered to keep all of the power that's necessary turned on normally during the operation.
- (5) "Synchronous" written in (1) and (2) is defined as a time difference smaller than 7 CLKs.





Approval

### **6.6 DVI SIGNAL LIST**

T.M.D.S. Signals		
T.M.D.S. Clock + & - T.M.	I.D.S. clock differential pair.	
T.M.D.S. Clock Shield Shie	eld for T.M.D.S. clock differential pair.	
T.M.D.S. Data0 + & - T.M.	I.D.S. link #0 channel #0 differential pair.	
T.M.D.S. Data0/5 Shield Sha	ared shield for T.M.D.S. link #0 channel #0 and link #1 channel #2.	
T.M.D.S. Data1 + & - T.M.	I.D.S. link #0 channel #1 differential pair.	
T.M.D.S. Data2/4 Shield Sha	ared shield for T.M.D.S. link #0 channel #2 and link #1 channel #1.	
T.M.D.S. Data2 + & - T.M.	I.D.S. link #0 channel #2 differential pair.	
T.M.D.S. Data1/3 Shield Sha	ared shield for T.M.D.S. link #0 channel #1 and link #1 channel #0.	
T.M.D.S. Data3 + & - T.M.	I.D.S. link #1 channel #0 differential pair.	
T.M.D.S. Data4 + & - T.M.	I.D.S. link #1 channel #1 differential pair.	(1)
T.M.D.S. Data5 + & - T.M.	I.D.S. link #1 channel #2 differential pair.	
Control Signals		
Hot Plug Detect(HPD) Sign	nal is driven by monitor to enable the system to identify the	
pres	sence of a monitor.	
DDC Data The	e data line for the DDC interface.	
DDC Clock The	e clock line for the DDC interface	
+5V Power +5 v	volt signal provided by the system to enable the monitor to	
prov	vide EDID data when the monitor circuitry is not powered.	
Ground (for +5V) Gro	ound reference for +5 volt power pin. Used as return by Hsync and	
Vsy	nc Signals.	
Analog Signals		
Analog Red Ana	alog Red signal.	
Analog Green Ana	alog Green signal.	
Analog Blue Ana	alog Blue signal.	
Analog Horizontal Sync Hori	rizontal synchronization signal for the analog interface.	(1)
Analog Vertical Sync Vert	tical synchronization signal for the analog interface.	
Analog Ground Con	mmon ground for analog signals. Used as a return for analog red,	
gree	en and blue signals only.	

Note (1) No using.


(2) The DVI signal list is specified in the DVI specification of DDWG.





# Approval

#### **6.7 DVI LINK TIMING REQUIREMENTS**



Symbol	Description	Value	Unit
$t_B$	Minimum duration blanking period required to ensure character	128	T
	boundary recovery at the receiver. Blanking periods of this		1 pixel
	duration must occur at least once every 50mS (20Hz).		
$t_E$	Maximum encoding/serializer pipeline delay.	64	$T_{\it pixel}$
$t_R$	Maximum recovery/de-serizlizer pipeline delay. Recovery timing	64	T
	includes inter-channel skew, and is measured from the earliest		$T_{\it pixel}$
	DE transition among the data channels.		

Note: The DVI link timing requirements are specified in the DVI specification of DDWG.



Approval

# 7. INTERFACE TIMING


#### 7.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DVI Receiver Clock (Single DVI)	Frequency	1/Tc	120	144	152	MHz	(2)
	Frame Rate	Fr5	47	50	53	Hz	(3)
Vertical Active Display Term		Fr6	57	60	63	Hz	(4) (5)
(Single DVI,1920x1080 Active Area)	Total	Tv	1082	1090	1150	Th	Tv=Tvd+Tvb
(Single DVI, 1920x 1000 Active Area)	Display	Tvd	-	1080	-	Th	
	Blank	Tvb	2	10	70	Th	
Horizontal Active Display Term	Total	Th	2190	2200	2350	Tc	Th=Thd+Thb
(Single DVI,1920x1080 Active Area)	Display	Thd	-	1920	-	Tc	
(Single DVI, 1920x 1000 Active Area)	Blank	Thb	270	280	430	Тс	

Note: (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

- (2) The value of Typ. is based on 60Hz operation.
- (3) (ODSEL) = (H). Please refer to Section 6.2 for detail information.
- (4) (ODSEL) = (L). Please refer to Section 6.2 for detail information.
- (5) The value of Max. will be modified beyond 60 Hz in the future due to the improvement from design.



Note: The single link T.M.D.S. channel map is specified in the DVI specification of DDWG.





Approval

# 7.2 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) STRUCTURE

Address	No. bytes		Description	Address	No. bytes		Description
00h	8	Bytes	Header	1Ch		1	Red -y
00h		1	00h	1Dh		1	Green -x
01h		1	FFh	1Eh		1	Green -y
02h		1	FFh	1Fh		1	Blue -x
03h		1	FFh	20h		1	Blue -y
04h		1	FFh	21h		1	White -x
05h		1	FFh	22h		1	White -y
06h		1	FFh	23h	3	Bytes	Established Timings
07h		1	00h	23h		1	Established Timings 1
08h	10	Bytes	Vender/Product Identification	24h		1	Established Timings 2
08h		2	ID Manufacturer Name	25h		1	Manufacturers Reserved Timings
0Ah		2	ID Product Code	26h	16	Bytes	Standard Timing Identification
0Ch		4	ID Serial Number	26h		2	Standard Timing Identification #1
10h		1	Week of Manufacture	28h		2	Standard Timing Identification #2
11h		1	Year of Manufacture	2Ah		2	Standard Timing Identification #3
12h	2	Bytes	EDID Structure Version/Revision	2Ch		2	Standard Timing Identification #4
12h		1	Version #	2Eh		2	Standard Timing Identification #5
13h		1	Revision #	30h		2	Standard Timing Identification #6
14h	5	Bytes	Basic Display Parameters/Features	32h		2	Standard Timing Identification #7
14h		1	Video Input Definition	34h		2	Standard Timing Identification #8
15h		1	Max.Horizontal Image Size	36h	72	Bytes	Detailed Timing Descriptions
							Detailed Timing Description #1 or
16h		1	Max.Vertical Image Size	36h		18	Monitor Descriptor.
			Display Transfer Characteristic				Detailed Timing Description #2 or
17h		1	(Gamma)	48h		18	Monitor Descriptor.
							Detailed Timing Description #3 or
18h		1	Feature Support	5Ah		18	Monitor Descriptor.
							Detailed Timing Description #4 or
19h	10	Bytes	Color Characteristics	6Ch		18	Monitor Descriptor.
19h		1	Red / Green Low Bits	7Eh	1	Byte	Extension Flag
1Ah		1	Blue / White Low Bits	7Fh	1	Byte	Checksum
1Bh		1	Red -x				

Note: The EDID structure is specified in the EDID standard of VESA.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approval

# 7.3 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) CODE

ADDR	0	1	2	3	4	5	6	7 - 8	9	A	В	$\mathbf{C}$	D	$\mathbf{E}$	$\mathbf{F}$
000000	00	FF	FF	FF	FF	FF	FF	00 - 3A	<b>C4</b>	10	$\mathbf{A0}$	64	00	00	00
000010	31	0F	01	03	80	34	21	78 – EE	EE	50	<b>A3</b>	54	<b>4</b> C	9B	26
000020	<b>0F</b>	50	54	00	00	00	01	01 - 01	01	01	01	01	01	01	01
000030	01	01	01	01	01	01	34	38 - 80	18	<b>71</b>	38	<b>0A</b>	40	10	50
000040	12	00	54	30	34	00	00	18 – D6	<b>2</b> E	80	18	71	38	0A	40
000050	10	50	12	00	54	30	34	00 - 00	18	<b>F6</b>	<b>2</b> C	80	18	71	77
000060	<b>0A</b>	40	10	50	12	00	54	30 - 34	00	00	18	00	00	00	00
000070	00	00	00	00	00	00	00	00 - 00	00	00	00	00	00	00	38


Note:(1) The EDID code implies 60Hz, 50Hz and 48Hz.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

# 7.4 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be followed as the diagram below.



Power ON/OFF Sequence

Note: (1) The supplied voltage of the external system for the module input should follow the definition of Vcc1,2.

- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of Vcc1,2 is in off level, please keep the level of input signals on the low and avoid floating.
- (4) T4 should be measured after the module being fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.





Approval

# 8. OPTICAL CHARACTERISTICS

#### **8.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	$V_{CC}$	5.0	V
Input Signal	According to typical value	alue in "3. ELECTRICAL (	CHARACTERISTICS"
Lamp Current	l <sub>L</sub>	6.0±0.5	mA
Oscillating Frequency (Inverter)	FL	50±3	KHz
Frame Rate	F <sub>r</sub>	60	Hz

#### **8.2 OPTICAL SPECIFICATIONS**

The relative measurement methods of optical characteristics are shown in 8.2 Notes. The following items should be measured under the test conditions described in 8.1 and stable environment shown in Note (6).


	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR	Condition	900	1200	Maxi	-	Note (2)
Response Tim		Gray to gray			6.5		ms	Note (3)
Center Lumina	ance of White	L <sub>C</sub>		450	500		cd/m <sup>2</sup>	Note (4)
Average Lumi	nance of White	L <sub>AVE</sub>		400	450	-	cd/m <sup>2</sup>	Note (4)
White Variation	n	δW				1.6	-	Note (7)
Cross Talk		CT	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$			4	%	Note (5)
	Ded	Rx	Viewing angle at		0.651		-	
	Red	Ry	normal direction		0.332		-	
	Green	Gx			0.269		-	
0.1		Gy		Тур.	0.593	Тур.	-	NI-I- (O)
	Blue	Bx		-0.03	0.144	+0.03	-	Note (6)
Chromaticity		Ву			0.060		-	
		Wx			0.285		-	
	White	Wy			0.293		-	
	Color Gamut	C.G		72	75		%	NTSC
	l lawina mtal	$\theta_x$ +		80	88			
Color Chromaticity Viewing Angle	Horizontal	$\theta_{x}$ -	OD: 00	80	88		D	Nata (d)
	Moutical	θγ+	CR≥30	80	88		Deg.	Note (1)
	Vertical	θ <sub>Y</sub> -		80	88			



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (7), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0,63,127,191,255 to each other.





Approva

Note (4) Definition of Luminance of White (L<sub>C</sub>, L<sub>AVE</sub>):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(7)$$

$$L_{AVE} = [L(4) + L(5) + L(7) + L(9) + L(10)] / 5$$

Where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)








Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

# Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.


www.panelook.com



#### Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 13 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), \dots, L (13)] / Minimum [L (1), L (2), L (3), L (4), \dots, L (13)]$ 





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 pprova

# 9. PRECAUTIONS

#### 9.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) When storing modules as spares for a long time, the following precaution is necessary.
  - Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
  - b. The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### 9.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

#### 9.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.
- (3) UL60065 or updated standard.
- (4) IEC60065 or updated standard.




Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Approval


# 10. DEFINITION OF LABELS

#### 10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- Model Name: V562D1-L02 (a)
- Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc. (b)



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 0~9, for 2000~2009
  - Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

### 11. PACKAGE

#### 11.1 PACKING SPECIFICATIONS

- (1) 2 LCD TV modules / 1 Box
- (2) Box dimensions: 1448(L) X 372 (W) X 901 (H)
- (3) Weight: approximately 56Kg (2 modules per box)
- (4) One protective film is attached on the LCD TV

#### 11.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method



Approval

# Sea Transportation

Corner Protector:L1780\*50mm\*50mm Corner Protector:L1130\*50mm\*50mm Pallet:L1150\*W1460\*H140mm Pallet Stack:L1150\*W1460\*H1942mm Gross:353kg



# Air Transportation

Corner Protector:L800\*50mm\*50mm Corner Protector:L1130\*50mm\*50mm Pallet:L1150\*W1460\*H140mm Pallet Stack:L1150\*W1460\*H1041mm Gross: 185kg





Figure. 9-2 Packing method




# Approval

#### 12. MECHANICAL CHARACTERISTIC






Approval








Approval





Approval







Approva

## **Appendix 1** (CMO Guarantee List)

- (1) If CMO changes the content in LCD module, CMO shall obtain Mitsubishi's approval in advance.
- (2) If CMO changes the production facility and factory, CMO shall obtain Mitsubishi's approval in advance.
- (3) CMO inspects panels before shipping them out, and CMO shall send Mitsubishi the inspection data.
- (4) For EMI solution, put the conductive tapes on 4 sides.
- (5) There must not be obstacle in the image display.
- (6) There must not be "Low Temperature Noise".
- (7) No gluing float of the "L-shape" flat-cable. Please refer to the figure on page 37.
- (8) Customers could use this LCD module by "tilting" or "face up" without any problem except for OPT performance slightly different from standard use. But please don't use this LCD module by portrait type.
- (9) If any questions arise about criteria not mentioned in this spec, CMO and Mitsubishi shall discuss in good faith to decide corrective action and new criteria based on mutual consent.

#### **Appendix 2** (Service Parts Revision Description)

CC Board: Part No. 35-D017080, Rev.03

Tcon (CR) Board : Part No. 35-D017058, Rev.06 Tcon (CL) Board : Part No. 35-D017057, Rev.06 INVERTER : Part No. 27-D006305, Rev.2E (Rev.9)

Note: Externals drawing of these service parts is referred in Reference 5.





Approval

### Appendix 3 (Part No./Revision/Modification Record of Parts)

Module								
Revision (Date)								
	В3	B4	В6	C1	C2	C2	C3	C4
Item						(After 10/5)		
				2		2		
				2 cut		2 cut availabl		
	2 cut		1 cut	available	(New BM m	nask for light lea	kage impro	ving)
LCD process	available		available	(Fine tune TFT/				
				CF total pitch)				
Liquid Crystal (LC)	M3				M52			
Elquid Crystal (EC)	1415				10132			
	CR:Part No. 35-D015208, Rev.05	CR: Part No. 35-D017058, Rev.06						
Tcon (CR/CL)	CL: Part No. 35-D015207, Rev.05	CL: Part No. 35-D017057, Rev.06						
Board								
CC Board	Part No. 35-D015667, Rev.02	Part No. 35-D017080, Rev.03						
(Reference 1)								
Inverter	Rev.1C	Rev.1D/	R	ev.1E	Rev.1E	ı	Rev.2E	
(Part No.	(Rev.7)	Rev.1E	(Rev.9) (Rev.9)		(Rev.9)			
27-D006305)		(Rev.8/	P.S. Rework CP P.S. Modify resistors for		or 6.0			
(Reference 2)		Rev.9)			points for 6.0 mA	mA lamp cur	rent.	
					lamp current.			
CCFL (Lamp)	The same		Adjustment of phosphor ratio for brightness enhancement					
4 Sides Conductive Tape	No		Yes (1.5 mm)		Yes (0.8 mm)			
for EMI Improvement								
Screw Number for								
Fixing Frame of BLU	10	8	8 10					
(Reference 3)								
Pin Supporter	Individual	Combined with lamp supporter						
(Reference 4)	(attached by glue)							
Sensor Holes on		W/O Two						
BLU		Holes						
BLU								110168





Approval

## Reference 1 (Modification Record of CC Board)

CC Board Part No./Revision Item	35-D015667/ Rev.02	35-D017080/ Rev.03			
CN9 Refer to 1 on Picture 1	LM113P-020- TF1-3 (by UNE)	S20B-PHDSS-B(LF)(SN) (by JST)			
Change Reason: To increase the ability of each pin enduring current to increase safety.					
OPAMP Refer to 2 on Picture 1	Refer to Picture 1				
Change Reason: Since LC is changed from M3 to M52,CMO need to change OPAMP which can be capable of enduring larger voltage.					
Resistor Refer to 3 on Picture 1	Refer to Picture 1				
Change Reason: To change the way of dividing voltage.					
Test Point Refer to 4 on Picture 1	Refer to Picture 1				
Change Reason: To add test point offering a easy way for CMO's internal EEPROM coding.					
Capacitor Refer to 5 on Picture 1	1206	0603			
Change Reason: It will have shortage risk if 1206 is continuously used.					



Issued Date: Sep. 1, 2008 Model No .: V562D1-L02 Approval


## Reference 2 (Modification Record of Inverter)

EI-20.4		EI22.3	
(1)To increase the power rating of transformer while the temperature of device could be decreased as well to <b>make release.</b> (2)Since(1), several parameters within the protective and feedback circuit will be modified to <b>optimize the inverter performance.</b> CN3, CN4, CN5, CN6, CN7  7151-E10N(E&T)  (Color: Black)  (Color: White)			
E&T), no spec	ecial function	nal concern for	this change.
Open SI		Short	Open
	nort term sol	lution).	
o 6.0mA(Sho	174 ohm		165 ohm
	6.0mA(Sl		6.0mA(Short term solution).  174 ohm



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Reference 3 (Modification Record of Screw Number on BLU Frame)








Approval

## Reference 4 (Modification Record of Pin Supporter)








# Reference 5 (Externals Drawing of Service Parts)

CC Board (DVI holder not included)






Global LCD Panel Exchange Center

Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval


## Tcon (CR) Board





Approval

### Tcon (CL) Board








Approval


#### INVERTER (Master)





Approval

### INVERTER (Slave)







Approval

#### Picture 1

CC Board Part No. / Revision	35-D015667/ Rev.02	35-D017080/ Rev.03
Picture		